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Extending Storage Dielectric Scaling Limit by
Reoxidizing Nitrided NO Dielectric for
Trench DRAM
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Abstract—Conventional nitride/oxide (NO)-based storage
dielectric has been demonstrated to possess the capability to
extend its employment in trench dynamic random access memory
(DRAM) by additional NH3 nitridation and in situ N2O reoxida-
tion. Through this technique, cell capacitance could be enhanced
by 12.2% as compared with NO dielectric while preserving tun-
neling current below 1 fA/cell. Even with NH3 nitridation and
consequent well-known introduction of electron traps, the great
improvement in tunneling leakage and reliability are exhibited
after N2O treatment. With prominent electrical properties, this
technique proves its eligibility for next-generation DRAM before
the maturity of introduction of high- material into production.
Index Terms—N2O reoxidation, reoxidation of nitrided oxide,
storage dielectric, trench dynamic random access memory
(DRAM).
I. INTRODUCTION
DYNAMIC random access memory (DRAM) technologywith its 1T-1C concept has long been at the leading edge
of integrated circuit minimization and thus the major driver for
process innovation. As the technology enters 0.11- m regime
and beyond, it is difficult to maintain the acceptable cell capac-
itance (30 fF/cell at least) since the capacitor cell area shrinks
accordingly. To meet the requirement, researchers continue
to examine the capacitor surface area enhancement technique
including hemispherical silicon grain [1] and bottle-shaped
deep trenches. Another approach that draws intensive attention
is to replace the conventional nitride/oxide (NO) storage dielec-
tric with high- material such as Al O and its compatibility
with trench technology has been successfully demonstrated
[2], [3]. Undoubtedly high- material is an unavoidable trend,
however, in pursuing high- material, few reports investi-
gate the extensibility of existent NO dielectric for upcoming
generations because of its limited dielectric constant and exces-
sive tunneling current when thinner effective oxide thickness
(EOT) is desired. In this letter, conventional NO dielectric has
been proved with potential to be employed in next-generation
DRAM by transforming the oxide layer of NO dielectric into
oxynitride through the treatment of nitridation and subsequent
reoxidation. Although similar methods have been examined
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extensively for gate dielectric to enhance device performance
[4]–[7], the application to NO storage dielectric of DRAM
and its impact on cell capacitance and tunneling current, to
our knowledge, are never discussed in the literatures. In this
letter, improved cell capacitance without sacrificing tunneling
leakage current through this technique is manifested.
II. EXPERIMENT
Trench capacitors with As-doped buried plate and poly-Si
(both cm ) serving as bottom and top electrode were used
[8] to evaluate the impact of different storage node dielectrics on
cell characteristics. The conventional NO storage node dielec-
tric was formed as the control sample by thin nitride film depo-
sition and subsequent wet oxidation at 900 C in an atmosphere
with the oxide thickness of 16.6 Å by transmission electron mi-
croscope characterization. Note that thin nitride film was grown
by 950 C NH nitridation and in situ nitride film deposition by
the reaction of NH and SiH Cl at 700 C in the low-pressure
chemical vapor deposition furnace. Besides the control sample,
other two dielectrics were also investigated: NO dielectric with
additional low pressure NH nitridation at 900 C for 100 min
(denoted as NNO) and reoxidation of NNO dielectric by in situ
N O treatment at 900 C for 40 min (denoted as RNNO). The
purpose of these two dielectrics is to assess the nitridation effect
on cell capacitance increase and the impact of well-known elec-
tron trapping phenomenon on cell characteristics. The reason
why N O was adopted lies in the fact that it has greater capa-
bility to remove electron traps induced by NH nitridation com-
pared with pure O oxidation [6]. In this letter, the electrical
properties were studied by 0.14 m ground rule trench capaci-
tors with 319-K arrays.
III. RESULTS AND DISCUSSION
To store enough charge for reliable information storage,
cell capacitance is one of the most critical parameters when
evaluating a new storage dielectric. Fig. 1 displays the impact
of nitridation and reoxidation on cell capacitance. NNO ad
RNNO sample have comparable capacitance and, compared
with control NO sample, the capacitance has been improved by
. Such capacitance improvement is sufficient
to enhance the typical cell capacitance ( fF/cell)
of 0.11- m technology from marginal requirement to accept-
able level. The EOT extracted by capacitance measurement
for NO, NNO, and RNNO sample is 46.3, 40.6, and 41.4 Å,
respectively. The capacitance enhancement in NNO sample is
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Fig. 1. Cell capacitance comparison for different storage node dielectrics.
expected due to the heavy nitridation at high temperature that
results in sufficient nitrogen incorporation in oxide layer and
therefore increases effective dielectric constant. For RNNO
sample, the capacitance is slightly lower than that of NNO
sample because of the thicker dielectric thickness contributed
from newly formed oxide during N O reoxidation. However,
the capacitance degradation is small since the dielectric thick-
ness increase is limited. This phenomenon can be explained by
heavy nitrogen incorporation that retards the subsequent reoxi-
dation, which is consistent with result of previous literature [9]
that the total dielectric thickness increase mainly depends on
the ratio of reoxidation time and nitridation time.
Tunneling current through storage dielectric is another essen-
tial factor to determine its eligibility for application since the
relatively higher current would inevitably deteriorate the reten-
tion performance. Shown in Fig. 2 are current–voltage charac-
teristics (I–V) for three samples. Note that negative bias was
adopted for this measurement because electrons tunneling from
top poly-Si electrode into oxide layer in such bias condition
would engender worse leakage and reliability performance [10].
For control NO and RNNO sample, the leakage at V is
0.51 and 0.62 fA/cell, respectively, and such leakage level is ro-
bust for DRAM operation. However, NNO sample suffers from
higher leakage of 2.3 fA/cell, which may inhibit the applica-
tion for coming generations. The tunneling current distribution
presented in inset was measured at V and the leakage differ-
ence could be well distinguished. Again NNO sample displays
the highest leakage and is larger than other two samples by a
factor of . Such a serious leakage degradation could be
interpreted by the trap-assisted tunneling injection mechanism
[11]–[13] in which electric conduction in nitrided oxide signif-
icantly enhances as the nitridation degree increases because of
more incorporated electron traps. Apparently, cell capacitance
is improved at the cost of higher leakage for the NNO sample.
In contrast, the compromise between leakage and cell capaci-
tance is not observed for the RNNO sample, which implies the
Fig. 2. Comparison of I–V characteristics for different storage node dielectrics.
Inset figure is the tunneling current distribution measured at 3 V for different
storage node dielectrics.
Fig. 3. Voltage variation between before and after stress when tunneling
current reached 0.1 mA=cm for different storage node dielectrics.
possibility to extend the life of NO-based dielectric. In compar-
ison with the NNO sample, the great advancement in leakage
reduction for the RNNO sample is mainly attributed to the sup-
pression of electron traps from the nitrided oxide and part due to
slightly thicker physical thickness. The curb of electron traps is
generally believed to be resulted from the removal of hydrogen
by substituting strong Si–N bond for weak Si–H bond [6].
For DRAM operation, stress-induced leakage current (SILC)
degradation is critical since dielectric reliability and retention
characteristics would be impacted. Fig. 3 reveals the SILC eval-
uation result with 0.55 C cm charge injected during stress.
Note that the leakage current (measured at negative polarity)
difference between before stress and after stress is tiny for all
samples and voltage change at specific current (0.1 mA cm ) is
used as the indicator to identify the SILC effect. Obviously, NO
and RNNO sample are of comparable voltage level while NNO
sample exhibits larger voltage difference and opposite sign. The
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Fig. 4. Charge-to-breakdown (Q ) comparison for different node dielectrics
obtained by  5.5 V constant voltage stress.
voltage shift toward negative direction for NNO sample can be
explained by the electron traps introduced during NH nitrida-
tion. In contrast, RNNO sample presents small voltage change,
which suggests great suppression of electron traps by N O treat-
ment. To further evaluate the reliability performance, charge-to-
breakdown ( ) distribution was measured and the result is il-
lustrated in Fig. 4 in which NNO sample shows the worst
value and it is ascribed to large electron traps. On the contrary,
RNNO sample enjoys much higher which is close to that of
control NO sample and the improved reliability is related to the
considerable reduction of electron traps as observed in Fig. 3.
IV. CONCLUSION
The feasibility to extend NO-based storage dielectric for next-
generation DRAM by N O treatment of NH nitrided NO layer
has been demonstrated. Compared with conventional NO di-
electric, outstanding cell capacitance enhancement by 12.2%
can be achieved with acceptable dielectric tunneling current and
reliability performance. Before the maturity of the introduc-
tion of high- material into production, this approach proves its
prominent properties and potential to extend the employment of
NO-based dielectric. Most importantly, it could be fully inte-
grated into incumbent ULSI technologies without new tool in-
vestment.
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